

1992 Index

IEEE Transactions on Semiconductor Manufacturing

Vol. 5

This index covers all items — papers, correspondence, reviews, etc. — that appeared in this periodical during 1992, and items from previous years that were commented upon or corrected in 1992.

The Author Index contains the primary entry for each item, listed under the first author's name, and cross-references from all coauthors. The Subject Index contains several entries for each item under appropriate subject headings, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for the exact title, coauthors, and comments/corrections.

AUTHOR INDEX

A

- Aceves, M., J. A. Hernández, and R. Murphy. Applying statistics to find the causes of variability in aluminum evaporation: A case study; *T-SEM May 92* 165-167
- Akella, Ram, *see* Gurnani, Haresh, *T-SEM Nov 92* 319-328
- Anupindi, Ravi, *see* Gurnani, Haresh, *T-SEM Nov 92* 319-328
- Anzai, Kazunori, *see* Sato, Yoshiyuki, *T-SEM Nov 92* 329-336
- Apte, Pushkar P., and Krishna C. Saraswat. Rapid thermal processing uniformity using multivariable control of a circularly symmetric 3 zone lamp; *T-SEM Aug 92* 180-188

B

- Baglee, David A. G., *see* Illyes, Steve, *T-SEM Feb 92* 59-61
- Bain, David, *see* Doyle, Denis J., *T-SEM Aug 92* 241-247
- Baker, Roger, *see* Doyle, Denis J., *T-SEM Aug 92* 241-247
- Barna, Gabriel G. Automatic problem detection and documentation in a plasma etch reactor (Corresp.); *T-SEM Feb 92* 56-59
- Barrett, James D., *see* Doyle, Denis J., *T-SEM Aug 92* 241-247
- Barth, Matthew, David Hirayama, Gerardo Beni, and Susan Hackwood. A color vision inspection system for integrated circuit manufacturing; *T-SEM Nov 92* 290-301
- Bayoumi, Magdy A., *see* Tyagi, Aakash, *T-SEM Aug 92* 196-206
- Beni, Gerardo, *see* Barth, Matthew, *T-SEM Nov 92* 290-301
- Boning, Duane S., Michael B. McIlrath, Paul Penfield, Jr., and Emmanuel M. Sachs. A general semiconductor process modeling framework; *T-SEM Nov 92* 266-280
- Bonner, Alison, *see* Gornal, Robert A., *T-SEM Feb 92* 70-73

C

- Campbell, Stephen A., and Karson L. Knutson. Transient effects in rapid thermal processing; *T-SEM Nov 92* 302-307
- Chatterjee, Ajay K., *see* Murali, Venkatesan, *T-SEM Aug 92* 214-222
- Cifuentes, Arturo O., and Iqbal A. Shareef. Modeling of multilevel structures: A general method for analyzing stress evolution during processing; *T-SEM May 92* 128-137
- Collica, Randall S. The effect of the number of defect mechanisms on fault clustering and its detection using yield model parameters; *T-SEM Aug 92* 189-195
- Comeau, Alain R., and Jacques Laneuville. An automated electrical defect identification and location method for CMOS processes using a specially designed test chip; *T-SEM Aug 92* 207-213
- Cresswell, Michael W., Dheeraj Khara, Loren W. Linholm, and Constance E. Schuster. A directed-graph classifier of semiconductor wafer-test patterns; *T-SEM Aug 92* 255-263
- Crisalle, Oscar D., Steven R. Keifling, Dale E. Seborg, and Duncan A. Mellichamp. A comparison of the optical projection lithography simulators in SAMPLE and PROLITH; *T-SEM Feb 92* 14-26

D

- Dance, Daren, and Richard Jarvis. Using yield models to accelerate learning curve progress; *T-SEM Feb 92* 41-46
- Deaton, Russell, and Hisham Z. Massoud. Manufacturability of rapid-thermal oxidation of silicon: Oxide thickness, oxide thickness variation, and system dependency; *T-SEM Nov 92* 347-358

- Doyle, Denis J., James D. Barrett, William A. Lane, Michael O'Neill, David Bain, Roger Baker, and Peter J. Mole. Comparison of bipolar npn polysilicon emitter interface formation at three different manufacturing sites; *T-SEM Aug 92* 241-247

E

- Ehteshami, Babak, Raja G. Pétrakian, and Phyllis M. Shabe. Trade-offs in cycle time management: Hot lots; *T-SEM May 92* 101-106
- Ellis, Robert K., *see* Wang, Huei, *T-SEM Aug 92* 248-254
- Esfandiari, Reza, *see* Wang, Huei, *T-SEM Aug 92* 248-254

F

- Fowler, John W., Don T. Phillips, and Gary L. Hogg. Real-time control of multiproduct bulk-service semiconductor manufacturing processes (Corresp.); *T-SEM May 92* 158-163
- Fraser, David B., *see* Murali, Venkatesan, *T-SEM Aug 92* 214-222
- Fukui, Hirofumi, *see* Yamashita, Takeo, *T-SEM Aug 92* 223-233
- Fung, Kai-Ye, *see* Goto, Haruhiro H., *T-SEM Nov 92* 337-346

G

- Galewski, Carl, and William G. Oldham. Modeling of a high throughput hot-wall reactor for selective epitaxial growth of silicon; *T-SEM Aug 92* 169-179
- Goto, Haruhiro H., Tadahihiro Ohmi, Hans-Dirk Löwe, Kai-Ye Fung, and Stephen G. Newberry. A proposed magnetically enhanced reactive ion etcher for ULSI; *T-SEM Nov 92* 337-346
- Gornal, Robert A., Alison Bonner, and Farhang Shadman. Effect of system interactions on the removal of total oxidizable carbon from DI water polishing loops (Corresp.); *T-SEM Feb 92* 70-73
- Guerrieri, R., *see* Sachs, E., *T-SEM Feb 92* 3-13
- Guo, Hai-Fang, *see* Spanos, Costas J., *T-SEM Nov 92* 308-318
- Gupta, Mani, *see* Magdo, Steven, *T-SEM Feb 92* 62-67
- Gurnani, Haresh, Ravi Anupindi, and Ram Akella. Control of batch processing systems in semiconductor wafer fabrication facilities; *T-SEM Nov 92* 319-328
- Gwozdz, Peter S. Semiconductor manufacturing education at San Jose State University (Corresp.); *T-SEM May 92* 153-156

H

- Hackwood, Susan, *see* Barth, Matthew, *T-SEM Nov 92* 290-301
- Hasaka, Satoshi, *see* Yamashita, Takeo, *T-SEM Aug 92* 223-233
- Hernández, J. A., *see* Aceves, M., *T-SEM May 92* 165-167
- Hirayama, David, *see* Barth, Matthew, *T-SEM Nov 92* 290-301
- Hogg, Gary L., *see* Fowler, John W., *T-SEM May 92* 158-163
- Huei, Jim, *see* Mizrukhin, Leonid, *T-SEM May 92* 88-93

I

- Illyes, Steve, and David A. G. Baglee. Statistical bin limits—An approach to wafer disposition in IC fabrication (Corresp.); *T-SEM Feb 92* 59-61
- Imaoka, Takashi, *see* Yagi, Yasuyuki, *T-SEM May 92* 121-127
- Inaba, Hitoshi, Soichiro Sakata, Takanori Yoshida, Takao Okada, and Tadahihiro Ohmi. Antistatic protection in wafer drying process by spin-drying; *T-SEM Aug 92* 234-240
- Inaba, Hitoshi, Tadahihiro Ohmi, Mizuho Morita, Masakazu Nakamura, Takanori Yoshida, and Takao Okada. Neutralization of wafer charging in nitrogen gas; *T-SEM Nov 92* 359-367
- Itano, Mitsushi, Fredrick W. Kern, Jr., Reed W. Rosenberg, Masayuki Miyashita, Ichiro Kawanabe, and Tadahihiro Ohmi. Particle deposition and removal in wet cleaning processes for ULSI manufacturing; *T-SEM May 92* 114-120

J

- Jarvis, Richard, *see* Dance, Daren, *T-SEM Feb 92* 41-46
- Joseph, Thomas, *see* Wang, Huei, *T-SEM Aug 92* 248-254

K

- Kasama, Yasuhiko, *see* Yagi, Yasuyuki, *T-SEM May 92 121-127*
 Kawanabe, Ichiro, *see* Itano, Mitsushi, *T-SEM May 92 114-120*
 Keifling, Steven R., *see* Crisalle, Oscar D., *T-SEM Feb 92 14-26*
 Kern, Fredrick W., Jr., *see* Itano, Mitsushi, *T-SEM May 92 114-120*
 Khara, Dheeraj, *see* Cresswell, Michael W., *T-SEM Aug 92 255-263*
 Knutson, Karson L., *see* Campbell, Stephen A., *T-SEM Nov 92 302-307*
 Kundu, Nikhil N., and M. A. Rahman. A new method to compute registration error from DFM type test structures (Corresp.); *T-SEM May 92 163-165*

L

- Lane, William A., *see* Doyle, Denis J., *T-SEM Aug 92 241-247*
 Laneville, Jacques, *see* Comeau, Alain R., *T-SEM Aug 92 207-213*
 Levine-Parrill, Joanne, *see* Spanos, Costas J., *T-SEM Nov 92 308-318*
 Linholm, Loren W., *see* Cresswell, Michael W., *T-SEM Aug 92 255-263*
 Liu, Yong, and Avidesh Zakhori. Binary and phase shifting mask design for optical lithography; *T-SEM May 92 138-152*
 Löwe, Hans-Dirk, *see* Goto, Haruhiro H., *T-SEM Nov 92 337-346*

M

- Maeno, Matagoro, Yoshinori Nakagawa, Nobuhiro Miki, and Tadahiro Ohmi. Optimization of fluorine passivation of stainless steel surfaces; *T-SEM May 92 107-113*
 Magdo, Steven, and Mani Gupta. Using a test site for the rapid introduction of 32-kb bipolar RAM (Corresp.); *T-SEM Feb 92 62-67*
 Massoud, Hisham Z., *see* Deaton, Russell, *T-SEM Nov 92 347-358*
 Matsuo, Seitaro, *see* Tazawa, Satoshi, *T-SEM Feb 92 27-33*
 McAfee, Leo C., Jr., *see* Moyne, James R., *T-SEM May 92 77-87*
 McIlrath, Michael B., *see* Boning, Duane S., *T-SEM Nov 92 266-280*
 Means, Dale, *see* Sanders, Thomas J., *T-SEM Nov 92 368-372*
 Mehta, Sunil, *see* Mizrukhnin, Leonid, *T-SEM May 92 88-93*
 Mellichamp, Duncan A., *see* Crisalle, Oscar D., *T-SEM Feb 92 14-26*
 Miki, Nobuhiro, *see* Maeno, Matagoro, *T-SEM May 92 107-113*
 Miller, Alan, *see* Spanos, Costas J., *T-SEM Nov 92 308-318*
 Minegishi, Kazushige, *see* Saito, Kazuyuki, *T-SEM Feb 92 47-54*
 Miyashita, Masayuki, *see* Itano, Mitsushi, *T-SEM May 92 114-120*
 Mizrukhnin, Leonid, Jim Huey, and Sunil Mehta. Prediction of product yield distributions from wafer parametric measurements of CMOS circuits; *T-SEM May 92 88-93*
 Mole, Peter J., *see* Doyle, Denis J., *T-SEM Aug 92 241-247*
 Morita, Mizuho, *see* Inaba, Hitoshi, *T-SEM Nov 92 359-367*
 Moyne, James R., and Leo C. McAfee, Jr. A generic cell controller for the automated VLSI manufacturing facility; *T-SEM May 92 77-87*
 Murali, Venkatesan, Albert T. Wu, Ajay K. Chatterjee, and David B. Fraser. A novel technique for in-line monitoring of micro-contamination and process induced damage; *T-SEM Aug 92 214-222*
 Murphy, R., *see* Aceves, M., *T-SEM May 92 165-167*

N

- Nakagawa, Yoshinori, *see* Maeno, Matagoro, *T-SEM May 92 107-113*
 Nakamura, Masakazu, *see* Inaba, Hitoshi, *T-SEM Nov 92 359-367*
 Natori, Iwao, *see* Yamashita, Takeo, *T-SEM Aug 92 223-233*
 Newberry, Stephen G., *see* Goto, Haruhiro H., *T-SEM Nov 92 337-346*
 Ng, Gary, *see* Wang, Huei, *T-SEM Aug 92 248-254*

O

- Ohmi, Tadahiro, *see* Maeno, Matagoro, *T-SEM May 92 107-113*
 Ohmi, Tadahiro, *see* Itano, Mitsushi, *T-SEM May 92 114-120*
 Ohmi, Tadahiro, *see* Yagi, Yasuyuki, *T-SEM May 92 121-127*
 Ohmi, Tadahiro, *see* Yamashita, Takeo, *T-SEM Aug 92 223-233*
 Ohmi, Tadahiro, *see* Inaba, Hitoshi, *T-SEM Aug 92 234-240*
 Ohmi, Tadahiro, *see* Goto, Haruhiro H., *T-SEM Nov 92 337-346*
 Ohmi, Tadahiro, *see* Inaba, Hitoshi, *T-SEM Nov 92 359-367*
 Okada, Takao, *see* Inaba, Hitoshi, *T-SEM Aug 92 234-240*
 Okada, Takao, *see* Inaba, Hitoshi, *T-SEM Nov 92 359-367*
 Okubo, Tsuneo, *see* Saito, Kazuyuki, *T-SEM Feb 92 47-54*
 Oldham, William G., *see* Galewski, Carl, *T-SEM Aug 92 169-179*
 O'Neill, Michael, *see* Doyle, Denis J., *T-SEM Aug 92 241-247*

P

- Penfield, Paul, Jr., *see* Boning, Duane S., *T-SEM Nov 92 266-280*
 Pétrakian, Raja G., *see* Ehteshami, Babak, *T-SEM May 92 101-106*
 Pham, Hoang. Optimal design of life testing for ULSI circuit manufacturing (Corresp.); *T-SEM Feb 92 68-70*
 Phillips, Don T., *see* Fowler, John W., *T-SEM May 92 158-163*
 Prueger, G., *see* Sachs, E., *T-SEM Feb 92 3-13*

R

- Rahman, M. A., *see* Kundu, Nikhil N., *T-SEM May 92 163-165*
 Reif, Rafael, *see* Yu, Fuzhong, *T-SEM Feb 92 34-40*
 Rekab, Kamel, *see* Sanders, Thomas J., *T-SEM Nov 92 368-372*
 Rosenberg, Reed W., *see* Itano, Mitsushi, *T-SEM May 92 114-120*
 Rotella, Francis M., *see* Sanders, Thomas J., *T-SEM Nov 92 368-372*
 Rowe, Lawrence A., *see* Smith, Brian C., *T-SEM Nov 92 281-289*

S

- Sachs, E., G. Prueger, and R. Guerrieri. An equipment model for polysilicon LPCVD; *T-SEM Feb 92 3-13*
 Sachs, Emmanuel M., *see* Boning, Duane S., *T-SEM Nov 92 266-280*
 Saito, Kazuyuki, *see* Tazawa, Satoshi, *T-SEM Feb 92 27-33*
 Saito, Kazuyuki, Masahiro Sakaue, Tsuneo Okubo, and Kazushige Minegishi. Application of statistical analysis to determine the priority for improving LSI technology; *T-SEM Feb 92 47-54*
 Sakata, Soichiro, *see* Inaba, Hitoshi, *T-SEM Aug 92 234-240*
 Sakaue, Masahiro, *see* Saito, Kazuyuki, *T-SEM Feb 92 47-54*
 Sanders, Thomas J., Kamel Rekab, Francis M. Rotella, and Dale Means. Integrated circuit design for manufacturing through statistical simulation of process steps (Corresp.); *T-SEM Nov 92 368-372*
 Saraswat, Krishna C., *see* Apte, Pushkar P., *T-SEM Aug 92 180-188*
 Sato, Yoshiyuki, Kazunori Anzai, and Fumiyoshi Tadokoro. Dose perturbation by wafer charging during ion implantation; *T-SEM Nov 92 329-336*
 Schuster, Constance E., *see* Cresswell, Michael W., *T-SEM Aug 92 255-263*
 Seborg, Dale E., *see* Crisalle, Oscar D., *T-SEM Feb 92 14-26*
 Shabe, Phyllis M., *see* Ehteshami, Babak, *T-SEM May 92 101-106*
 Shadman, Farhang, *see* Gornal, Robert A., *T-SEM Feb 92 70-73*
 Shareef, Iqbal A., *see* Cifuentes, Arturo O., *T-SEM May 92 128-137*
 Smith, Brian C., and Lawrence A. Rowe. An ad hoc query interface for IC-CIM databases; *T-SEM Nov 92 281-289*
 Spanos, Costas J., Hai-Fang Guo, Alan Miller, and Joanne Levine-Parrill. Real-time statistical process control using tool data; *T-SEM Nov 92 308-318*
 Stout, Phil, *see* Yu, Fuzhong, *T-SEM Feb 92 34-40*

T

- Tadokoro, Fumiyoshi, *see* Sato, Yoshiyuki, *T-SEM Nov 92 329-336*
 Tazawa, Satoshi, Seitaro Matsuo, and Kazuyuki Saito. A general characterization and simulation method for deposition and etching technology; *T-SEM Feb 92 27-33*
 Tyagi, Aakash, and Magdy A. Bayoumi. Defect clustering viewed through generalized Poisson distribution; *T-SEM Aug 92 196-206*

W

- Walter, Martin J. Comments, with reply, on 'Generation of electromigration ground rules utilizing Monte Carlo simulation methods' by B. A. Beitman and A. Ito; *T-SEM Feb 92 55-56* (Original paper, Feb 91 63-66)
 Wang, Huei, Daniel C. Yang, Reza Esfandiari, Thomas Joseph, Robert K. Ellis, and Gary Ng. A configurable integrated test methodology for monolithic microwave integrated circuit production; *T-SEM Aug 92 248-254*
 Weber, Charles. A standardized method for CMOS unit process development; *T-SEM May 92 94-100*
 Wein, Lawrence M. On the relationship between yield and cycle time in semiconductor wafer fabrication (Corresp.); *T-SEM May 92 156-158*
 Wu, Albert T., *see* Murali, Venkatesan, *T-SEM Aug 92 214-222*

Y

- Yagi, Yasuyuki, Takashi Imaoka, Yasuhiko Kasama, and Tadahiro Ohmi. Advanced ultrapure water systems with low dissolved oxygen for native oxide free wafer processing; *T-SEM May 92 121-127*
 Yamashita, Takeo, Satoshi Hasaka, Iwao Natori, Hirofumi Fukui, and Tadahiro Ohmi. Minimizing damage and contamination in RIE processes by extracted-plasma-parameter analysis; *T-SEM Aug 92 223-233*
 Yang, Daniel C., *see* Wang, Huei, *T-SEM Aug 92 248-254*
 Yoshida, Takanori, *see* Inaba, Hitoshi, *T-SEM Aug 92 234-240*
 Yoshida, Takanori, *see* Inaba, Hitoshi, *T-SEM Nov 92 359-367*
 Yu, Fuzhong, Zhen-Hong Zhou, Phil Stout, and Rafael Reif. In-situ monitoring of epitaxial film thickness by IEMI; *T-SEM Feb 92 34-40*

Z

- Zakhori, Avidesh, *see* Liu, Yong, *T-SEM May 92 138-152*
 Zhou, Zhen-Hong, *see* Yu, Fuzhong, *T-SEM Feb 92 34-40*

SUBJECT INDEX

A

- Accelerated testing; cf.** Life estimation
- Aluminum conductors**
applying statistics to find causes of variability in aluminum evaporation. *Aceves, M., + , T-SEM May 92 165-167*
- Aluminum conductors, integrated circuits**
applying statistics to find causes of variability in aluminum evaporation. *Aceves, M., + , T-SEM May 92 165-167*
- Awards**
IEEE Transactions on Semiconductor Manufacturing Best Paper Award for 1991 presented to John Kibarian and Andrzej Strojwas. *T-SEM Nov 92 265*

B

- Bipolar integrated circuits, memory**
using test site for rapid introduction of 32-kb bipolar RAM. *Magdo, Steven, + , T-SEM Feb 92 62-67*
- Bipolar transistors**
comparison of bipolar npn polysilicon emitter interface formation at three different manufacturing sites. *Doyle, Denis J., + , T-SEM Aug 92 241-247*

C

- Charging; cf.** Electrostatic processes
- Chemistry**
particle deposition and removal in wet cleaning processes for ULSI manufacturing. *Itano, Mitsushi, + , T-SEM May 92 114-120*
- CIM (Computer-integrated manufacturing); cf.** Manufacturing automation
- Circuit radiation effects; cf.** Integrated circuit radiation effects
- Circuit reliability; cf.** Integrated circuit reliability
- CMOSFETs; cf.** CMOS integrated circuits
- CMOS integrated circuits**
application of statistical analysis to determine priority for improving LSI technology. *Saito, Kazuyuki, + , T-SEM Feb 92 47-54*
automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R., + , T-SEM Aug 92 207-213*
prediction of product yield distributions of CMOS circuits measured from electrical parameter distributions of wafers. *Mizrukhin, Leonid, + , T-SEM May 92 88-93*
standardized method for CMOS VLSI unit process development. *Weber, Charles, T-SEM May 92 94-100*
statistical bin limits approach to wafer disposition in VLSI fabrication. *Illyes, Steve, + , T-SEM Feb 92 59-61*
- Component reliability; cf.** Integrated circuit reliability
- Computer-aided manufacturing; cf.** Manufacturing automation
- Computer fault diagnosis; cf.** Memory fault diagnosis
- Computer fault tolerance; cf.** Logic circuit fault tolerance
- Computer interfaces**
ad hoc graphical query interface for IC-CIM databases. *Smith, Brian C., + , T-SEM Nov 92 281-289*
- Computer software; cf.** Software
- Computer vision; cf.** Inspection, visual
- Conducting films; cf.** Hybrid integrated circuit devices; Thin-film devices
- Control systems; cf.** Hierarchical systems; Manufacturing automation; Multivariable systems; Process control
- Corrosion**
optimization of fluorine passivation of stainless steel surfaces. *Maeno, Matagoro, + , T-SEM May 92 107-113*
- Costs; cf.** Integrated circuit economics; Manufacturing economics

D

- Database systems**
ad hoc graphical query interface for IC-CIM databases. *Smith, Brian C., + , T-SEM Nov 92 281-289*
- Decision-making; cf.** Pattern classification
- Design methodology; cf.** Integrated circuit design; *Specific topic or application*
- Detection; cf.** Fault diagnosis
- Diagnosis; cf.** Fault diagnosis
- Dielectric films**
manufacturability using rapid thermal oxidation of silicon. *Deaton, Russell, + , T-SEM Nov 92 347-358*

E

- Difference methods; cf.** Finite-difference methods
- Digital system fault tolerance; cf.** Logic circuit fault tolerance
- Economics; cf.** Integrated circuit economics; Manufacturing economics
- Electrical engineering education**
semiconductor manufacturing education at San Jose State University. *Gwozd, Peter S., T-SEM May 92 153-156*
- Electric variables measurement; cf.** Integrated circuit measurements
- Electromigration; cf.** Integrated circuit metallization
- Electrostatic processes; cf.** Surface charging
- Engineering education; cf.** Electrical engineering education
- Epitaxial growth**
equipment model for polysilicon LPCVD. *Sachs, E., + , T-SEM Feb 92 3-13*
in-situ monitoring of epitaxial film thickness by infrared emission Michelson interferometry. *Yu, Fuzhong, + , T-SEM Feb 92 34-40*
modeling of high-throughput hot-wall reactor for selective epitaxial growth of silicon. *Galewski, Carl, + , T-SEM Aug 92 169-179*
- Etching; cf.** Integrated circuit fabrication
- Expert systems**
Endpoint Monitoring System, for automatic problem detection and documentation in single-wafer plasma etcher. *Barna, Gabriel G., T-SEM Feb 92 56-59*
training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W., + , T-SEM Aug 92 255-263*

F

- Fabrication; cf.** Integrated circuit fabrication; Manufacturing...
- Factory automation; cf.** Manufacturing automation
- Fault diagnosis**
application of statistical analysis to determine priority for improving LSI technology. *Saito, Kazuyuki, + , T-SEM Feb 92 47-54*
automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R., + , T-SEM Aug 92 207-213*
effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S., T-SEM Aug 92 189-195*
- Fault diagnosis; cf.** Memory fault diagnosis
- Fault tolerance**
yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, + , T-SEM Aug 92 196-200*
- FET integrated circuits; cf.** CMOS integrated circuits
- Films; cf.** Dielectric films; Epitaxial growth; Semiconductor films; Thickness measurement
- Filters**
effect of UV-system interactions and UV-filter sequencing on removal of total oxidizable carbon from deionized water polishing loops. *Governer, Robert A., + , T-SEM Feb 92 70-73*
- Finite-difference methods**
equipment model for polysilicon LPCVD. *Sachs, E., + , T-SEM Feb 92 3-13*
- Finite-element methods**
modeling technique for analyzing stress evolution during processing of multilevel structures. *Cifuentes, Arturo O., + , T-SEM May 92 128-133*
- Graph theory**
training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W., + , T-SEM Aug 92 255-263*

G

- Graph theory**
training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W., + , T-SEM Aug 92 255-263*

H

- Hierarchical systems**
generic cell controller for automated VLSI manufacturing facility. *Moy, James R., + , T-SEM May 92 77-87*
- Hybrid integrated-circuit interconnections**
applying statistics to find causes of variability in aluminum evaporation. *Aceves, M., + , T-SEM May 92 165-167*

I

- Image color analysis**
color vision inspection system for manufacturing. *Barth, Matthew, + , T-SEM Nov 92 290-301*

Impurities; cf. Semiconductor impurities

Industrial control; cf. Manufacturing automation

Industrial production; cf. Manufacturing...

Information systems; cf. Database systems

Infrared interferometry

in-situ monitoring of epitaxial film thickness by infrared emission
Michelson interferometry. *Yu, Fuzhong*, +, *T-SEM Feb 92* 34-40

Inspection, visual

color vision inspection system for manufacturing. *Barth, Matthew*, +, *T-SEM Nov 92* 290-301

Integrated circuit design

integrated circuit design for manufacturing through statistical simulation of process steps. *Sanders, Thomas J.*, +, *T-SEM Nov 92* 368-372

Integrated circuit doping; cf. Integrated circuit ion implantation

Integrated circuit economics

configurable integrated test methodology for MMIC production. *Wang, Huei*, +, *T-SEM Aug 92* 248-254

optimal design of life tests for ULSI circuit manufacturing. *Pham, Hoang*, *T-SEM Feb 92* 68-70

statistical bin limits approach to wafer disposition in VLSI fabrication. *Illyes, Steve*, +, *T-SEM Feb 92* 59-61

using yield models to accelerate learning curve progress. *Dance, Daren*, +, *T-SEM Feb 92* 41-46

Integrated circuit fabrication

AC-surface-photovoltage-based technique for in-line monitoring of microcontamination and process-induced damage. *Murali, Venkatesan*, +, *T-SEM Aug 92* 214-222

ad hoc graphical query interface for IC-CIM databases. *Smith, Brian C.*, +, *T-SEM Nov 92* 281-289

advanced ultrapure water systems with low dissolved oxygen for native-oxide-free wafer processing. *Yagi, Yasuyuki*, +, *T-SEM May 92* 121-127

application of statistical analysis to determine priority for improving LSI technology. *Saito, Kazuyuki*, +, *T-SEM Feb 92* 47-54

binary and phase-shifting mask design for optical lithography. *Liu, Yong*, +, *T-SEM May 92* 138-152

color vision inspection system for manufacturing. *Barth, Matthew*, +, *T-SEM Nov 92* 290-301

comparison of bipolar npn polysilicon emitter interface formation at three different manufacturing sites. *Doyle, Denis J.*, +, *T-SEM Aug 92* 241-247

comparison of optical projection lithography simulators in SAMPLE and PROLITH. *Crisalle, Oscar D.*, +, *T-SEM Feb 92* 14-26

control of batch processing systems in semiconductor wafer fabrication facilities. *Gurnani, Haresh*, +, *T-SEM Nov 92* 319-328

determining effects of hot lots on cycle time of other lots in wafer fabrication facility using queuing model and simulation. *Ehteshami, Babak*, +, *T-SEM May 92* 101-106

effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S.*, *T-SEM Aug 92* 189-195

effect of UV-system interactions and UV-filter sequencing on removal of total oxidizable carbon from deionized water polishing loops. *Governal, Robert A.*, +, *T-SEM Feb 92* 70-73

general characterization and simulation method for LSI deposition and etching technology. *Tazawa, Satoshi*, +, *T-SEM Feb 92* 27-33

general semiconductor process modeling framework. *Boning, Duane S.*, +, *T-SEM Nov 92* 266-280

generic cell controller for automated VLSI manufacturing facility. *Moyne, James R.*, +, *T-SEM May 92* 77-87

integrated circuit design for manufacturing through statistical simulation of process steps. *Sanders, Thomas J.*, +, *T-SEM Nov 92* 368-372

magnetically enhanced RIE for ULSI. *Goto, Haruhiro H.*, +, *T-SEM Nov 92* 337-346

manufacturability using rapid thermal oxidation of silicon. *Deaton, Russell*, +, *T-SEM Nov 92* 347-358

method for computing registration error in microlithographic process from die-fit-monitor-type test structures. *Kundu, Nikhil N.*, +, *T-SEM May 92* 163-165

minimizing damage and contamination in RIE processes by extracted-plasma-parameter analysis. *Yamashita, Takeo*, +, *T-SEM Aug 92* 223-233

neutralization of wafer charging in nitrogen gas by ultraviolet irradiation. *Inaba, Hitoshi*, +, *T-SEM Nov 92* 359-367

particle deposition and removal in wet cleaning processes for ULSI manufacturing. *Itano, Mitsushi*, +, *T-SEM May 92* 114-120

rapid thermal processing uniformity using multivariable control of circularly symmetric three-zone lamp. *Apte, Pushkar P.*, +, *T-SEM Aug 92* 180-188

real-time control of multiproduct bulk-service semiconductor manufacturing processes. *Fowler, John W.*, +, *T-SEM May 92* 158-163

real-time statistical process control using tool data. *Spanos, Costas J.*, +, *T-SEM Nov 92* 308-318

relationship between yield and cycle time in semiconductor wafer fabrication. *Wein, Lawrence M.*, *T-SEM May 92* 156-158

semiconductor manufacturing education at San Jose State University. *Gwozd, Peter S.*, *T-SEM May 92* 153-156

static-free spin-dryer for wafer drying. *Inaba, Hitoshi*, +, *T-SEM Aug 92* 234-240

statistical bin limits approach to wafer disposition in VLSI fabrication. *Illyes, Steve*, +, *T-SEM Feb 92* 59-61

training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W.*, +, *T-SEM Aug 92* 255-263

transient effects in rapid thermal processing of silicon wafers. *Campbell, Stephen A.*, +, *T-SEM Nov 92* 302-307

using yield models to accelerate learning curve progress. *Dance, Daren*, +, *T-SEM Feb 92* 41-46

Integrated circuit fabrication; cf. Epitaxial growth; Integrated circuit ion implantation; Integrated circuit metallization; Plasma applications, materials processing; Resists

Integrated circuit interconnections; cf. Aluminum conductors, integrated circuits; Hybrid integrated-circuit interconnections

Integrated circuit ion implantation

dose perturbation by wafer charging during ion implantation. *Sato, Yoshiyuki*, +, *T-SEM Nov 92* 329-336

Integrated circuit measurements

AC-surface-photovoltage-based technique for in-line monitoring of microcontamination and process-induced damage. *Murali, Venkatesan*, +, *T-SEM Aug 92* 214-222

method for computing registration error in microlithographic process from die-fit-monitor-type test structures. *Kundu, Nikhil N.*, +, *T-SEM May 92* 163-165

Integrated circuit metallization

comments, with reply, on 'Generation of electromigration ground rules utilizing Monte Carlo simulation methods' by B. A. Beitman and A. Ito. *Walter, Martin J.*, *T-SEM Feb 92* 55-56 (Original paper, Feb 91 63-66)

Integrated circuit metallization; cf. Aluminum conductors, integrated circuits

Integrated circuit radiation effects

dose perturbation by wafer charging during ion implantation. *Sato, Yoshiyuki*, +, *T-SEM Nov 92* 329-336

Integrated circuit radiation effects; cf. Integrated circuit fabrication

Integrated circuit reliability

application of statistical analysis to determine priority for improving LSI technology. *Saito, Kazuyuki*, +, *T-SEM Feb 92* 47-54

statistical bin limits approach to wafer disposition in VLSI fabrication. *Illyes, Steve*, +, *T-SEM Feb 92* 59-61

Integrated circuits; cf. CMOS integrated circuits; Large-scale integration; MMICs; Wafer-scale integration

Integrated circuit testing

automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R.*, +, *T-SEM Aug 92* 207-213

configurable integrated test methodology for MMIC production. *Wang, Huei*, +, *T-SEM Aug 92* 248-254

method for computing registration error in microlithographic process from die-fit-monitor-type test structures. *Kundu, Nikhil N.*, +, *T-SEM May 92* 163-165

optimal design of life tests for ULSI circuit manufacturing. *Pham, Hoang*, *T-SEM Feb 92* 68-70

standardized method for CMOS VLSI unit process development. *Weber, Charles*, *T-SEM May 92* 94-100

training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W.*, +, *T-SEM Aug 92* 255-263

using test site for rapid introduction of 32-kb bipolar RAM. *Magdo, Steven*, +, *T-SEM Feb 92* 62-67

Integrated circuit testing; cf. Integrated circuit reliability

Integrated circuit thermal factors

transient effects in rapid thermal processing of silicon wafers. *Campbell, Stephen A.*, +, *T-SEM Nov 92* 302-307

Interconnections, integrated-circuits; cf. Hybrid integrated-circuit interconnections
Interferometry; cf. Infrared interferometry
Ion implantation; cf. Integrated circuit ion implantation
Ion radiation effects; cf. Integrated circuit fabrication; Integrated circuit radiation effects
IEEE Transactions on Semiconductor Manufacturing; cf. Awards

K

Knowledge-based systems; cf. Expert systems

L

Large-scale integration; cf. CMOS integrated circuits; Integrated circuit fabrication
Life estimation
 optimal design of life tests for ULSI circuit manufacturing. *Pham, Hoang, T-SEM Feb 92 68-70*
Lithography; cf. Integrated circuit fabrication
Logic circuit fault tolerance
 yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, +, T-SEM Aug 92 196-206*
Logic circuits; cf. CMOS integrated circuits
LSI; cf. Large-scale integration

M

Machine vision; cf. Inspection, visual
Magnetic-field effects; cf. Plasma applications, materials processing
Maintenance; cf. Fault diagnosis
Manufacturing
 modeling technique for analyzing stress evolution during processing of multilevel structures. *Cifuentes, Arturo O., +, T-SEM May 92 128-137*
Manufacturing; cf. Bipolar transistors; CMOS integrated circuits; Integrated circuit fabrication
Manufacturing automation
 ad hoc graphical query interface for IC-CIM databases. *Smith, Brian C., +, T-SEM Nov 92 281-289*
 generic cell controller for automated VLSI manufacturing facility. *Moyne, James R., +, T-SEM May 92 77-87*
Manufacturing automation; cf. Inspection, visual; Manufacturing automation software; Process control
Manufacturing automation software
 Endpoint Monitoring System, for automatic problem detection and documentation in single-wafer plasma etcher. *Barna, Gabriel G., T-SEM Feb 92 56-59*
Manufacturing economics
 determining effects of hot lots on cycle time of other lots in wafer fabrication facility using queuing model and simulation. *Ehteshami, Babak, +, T-SEM May 92 101-106*
Manufacturing economics; cf. Integrated circuit economics
Manufacturing scheduling
 control of batch processing systems in semiconductor wafer fabrication facilities. *Gurnani, Haresh, +, T-SEM Nov 92 319-328*
 real-time control of multiproduct bulk-service semiconductor manufacturing processes. *Fowler, John W., +, T-SEM May 92 158-163*
Manufacturing testing
 automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R., +, T-SEM Aug 92 207-213*
 configurable integrated test methodology for MMIC production. *Wang, Huei, +, T-SEM Aug 92 248-254*
 optimal design of life tests for ULSI circuit manufacturing. *Pham, Hoang, T-SEM Feb 92 68-70*
 using test site for rapid introduction of 32-kb bipolar RAM. *Magdo, Steven, +, T-SEM Feb 92 62-67*
Materials processing; cf. Plasma applications, materials processing; Process control
Measurement; cf. Infrared interferometry; Integrated circuit measurements; Thickness measurement
Mechanical factors; cf. Semiconductor device mechanical factors
Mechanical variables measurement; cf. Thickness measurement
Memories; cf. Random-access memories
Memory fault diagnosis
 effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S., T-SEM Aug 92 189-195*

Metallization; cf. Hybrid integrated-circuit interconnections; Integrated circuit metallization
Microwave integrated circuits; cf. MMICs
Millimeter-wave integrated circuits; cf. MMICs
Minimization methods; cf. Optimization methods
MMICs
 configurable integrated test methodology for MMIC production. *Wang, Huei, +, T-SEM Aug 92 248-254*
Modeling; cf. Specific topic
Monitoring; cf. Process monitoring
Monolithic microwave integrated circuits; cf. MMICs
Monte Carlo methods
 comments, with reply, on 'Generation of electromigration ground rules utilizing Monte Carlo simulation methods' by B. A. Beitman and A. Ito. *Walter, Martin J., T-SEM Feb 92 55-56 (Original paper, Feb 91 63-66)*
MOS integrated circuits; cf. CMOS integrated circuits
Multiinput-multioutput systems; cf. Multivariable systems
Multilevel systems; cf. Hierarchical systems
Multivariable systems
 rapid thermal processing uniformity using multivariable control of circularly symmetric three-zone lamp. *Apte, Pushkar P., +, T-SEM Aug 92 180-188*

N

Numerical methods; cf. Finite-difference methods; Finite-element methods
 Monte Carlo methods; Optimization methods

O

Optical radiation effects; cf. Integrated circuit fabrication; Rapid thermal processing; Ultraviolet radiation effects
Optimization methods
 optimal design of life tests for ULSI circuit manufacturing. *Pham, Hoang, T-SEM Feb 92 68-70*
 optimization of fluorine passivation of stainless steel surfaces. *Maeno, Matagoro, +, T-SEM May 92 107-113*

P

Parameter estimation
 minimizing damage and contamination in RIE processes by extracted-plasma-parameter analysis. *Yamashita, Takeo, +, T-SEM Aug 92 223-233*
Pattern classification
 training expert system for semiconductor wafer fabrication process diagnosis using directed-graph classification. *Cresswell, Michael W., +, T-SEM Aug 92 255-263*
Pattern recognition; cf. Pattern classification
Plasma applications, materials processing
 AC-surface-photovoltage-based technique for in-line monitoring of microcontamination and process-induced damage. *Murali, Venkatesan, +, T-SEM Aug 92 214-222*
 Endpoint Monitoring System, for automatic problem detection and documentation in single-wafer plasma etcher. *Barna, Gabriel G., T-SEM Feb 92 56-59*
 magnetically enhanced RIE for ULSI. *Goto, Haruhiro H., +, T-SEM Nov 92 337-346*
 minimizing damage and contamination in RIE processes by extracted-plasma-parameter analysis. *Yamashita, Takeo, +, T-SEM Aug 92 223-233*
Poisson distributions
 yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, +, T-SEM Aug 92 196-206*
Prediction methods
 prediction of product yield distributions of CMOS circuits measured from electrical parameter distributions of wafers. *Mizrukhin, Leonid, +, T-SEM May 92 88-93*
Probability; cf. Poisson distributions
Process control
 control of batch processing systems in semiconductor wafer fabrication facilities. *Gurnani, Haresh, +, T-SEM Nov 92 319-328*
 real-time statistical process control using tool data. *Spanos, Costas J., +, T-SEM Nov 92 308-318*
Process control; cf. Process monitoring
Process heating
 rapid thermal processing uniformity using multivariable control of circularly symmetric three-zone lamp. *Apte, Pushkar P., +, T-SEM Aug 92 180-188*

Process monitoring

- AC-surface-photovoltage-based technique for in-line monitoring of microcontamination and process-induced damage. *Murali, Venkatesan, +, T-SEM Aug 92 214-222*
- in-situ monitoring of epitaxial film thickness by infrared emission Michelson interferometry. *Yu, Fuzhong, +, T-SEM Feb 92 34-40*
- Production systems; cf. Manufacturing...**

Q**Queuing analysis**

- control of batch processing systems in semiconductor wafer fabrication facilities. *Gurnani, Haresh, +, T-SEM Nov 92 319-328*
- determining effects of hot lots on cycle time of other lots in wafer fabrication facility using queuing model and simulation. *Ehteshami, Babak, +, T-SEM May 92 101-106*
- real-time control of multiproduct bulk-service semiconductor manufacturing processes. *Fowler, John W., +, T-SEM May 92 158-163*

R

- Radiation effects; cf. Integrated circuit radiation effects; Ultraviolet radiation effects**
- RAM; cf. Random-access memories**
- Random-access memories**
- effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S., T-SEM Aug 92 189-195*
- using test site for rapid introduction of 32-kb bipolar RAM. *Magdo, Steven, +, T-SEM Feb 92 62-67*
- Rapid thermal processing; cf. Dielectric films; Integrated circuit fabrication**
- Reliability; cf. Fault tolerance; Integrated circuit reliability; Life estimation**
- Reliability testing; cf. Life estimation**
- Resists**
- comparison of optical projection lithography simulators in SAMPLE and PROLITH. *Crisalle, Oscar D., +, T-SEM Feb 92 14-26*

S

- Scheduling; cf. Manufacturing scheduling**
- Semiconductor defects**
- automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R., +, T-SEM Aug 92 207-213*
- effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S., T-SEM Aug 92 189-195*
- yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, +, T-SEM Aug 92 196-206*
- Semiconductor device...; cf. Integrated circuit...**
- Semiconductor device fabrication; cf. Epitaxial growth; Integrated circuit fabrication; Resists**
- Semiconductor device mechanical factors**
- stresses and yield strengths of silicon wafers during rapid thermal processing. *Campbell, Stephen A., +, T-SEM Nov 92 302-307*
- Semiconductor device thermal factors**
- rapid thermal processing uniformity using multivariable control of circularly symmetric three-zone lamp. *Apte, Pushkar P., +, T-SEM Aug 92 180-188*
- Semiconductor device thermal factors; cf. Integrated circuit thermal factors**
- Semiconductor films**
- in-situ monitoring of epitaxial film thickness by infrared emission Michelson interferometry. *Yu, Fuzhong, +, T-SEM Feb 92 34-40*
- Semiconductor growth; cf. Epitaxial growth**
- Semiconductor impurities**
- AC-surface-photovoltage-based technique for in-line monitoring of microcontamination and process-induced damage. *Murali, Venkatesan, +, T-SEM Aug 92 214-222*
- minimizing damage and contamination in RIE processes by extracted-plasma-parameter analysis. *Yamashita, Takeo, +, T-SEM Aug 92 223-233*
- Semiconductor memories; cf. Random-access memories**
- Silicon materials/devices**
- equipment model for polysilicon LPCVD. *Sachs, E., +, T-SEM Feb 92 3-13*
- modeling of high-throughput hot-wall reactor for selective epitaxial growth of silicon. *Galewski, Carl, +, T-SEM Aug 92 169-179*
- Simulation; cf. Monte Carlo methods; Specific topic**
- Size measurement; cf. Thickness measurement**
- Software; cf. Manufacturing automation software**
- Statistics; cf. Integrated circuit design; Process control; Yield optimization**
- Steel materials/devices**
- optimization of fluorine passivation of stainless steel surfaces. *Maeno, Matagoro, +, T-SEM May 92 107-113*

Stress analysis; cf. Mechanical factors; Multilevel systems

Surface charging

- dose perturbation by wafer charging during ion implantation. *Sato, Yoshiyuki, +, T-SEM Nov 92 329-336*
- neutralization of wafer charging in nitrogen gas by ultraviolet irradiation. *Inaba, Hitoshi, +, T-SEM Nov 92 359-367*
- static-free spin-dryer for wafer drying. *Inaba, Hitoshi, +, T-SEM Aug 92 234-240*
- Surfaces; cf. Steel materials/devices**

T

- Temperature control; cf. Process heating**
- Testing; cf. Integrated circuit testing; Life estimation; Manufacturing testing**
- Thermal factors; cf. Integrated circuit thermal factors; Semiconductor device thermal factors**
- Thermal variables control; cf. Process heating**
- Thickness measurement**
- in-situ monitoring of epitaxial film thickness by infrared emission Michelson interferometry. *Yu, Fuzhong, +, T-SEM Feb 92 34-40*
- Thin-film devices**
- applying statistics to find causes of variability in aluminum evaporation. *Aceves, M., +, T-SEM May 92 165-167*
- Transistors; cf. Bipolar transistors; CMOSFETs**

U

- ULSI; cf. Ultra-large-scale integration**
- Ultra-large-scale integration; cf. Integrated circuit fabrication; Life estimation**
- Ultraviolet radiation effects**
- effect of UV-system interactions and UV-filter sequencing on removal of total oxidizable carbon from deionized water polishing loops. *Governal, Robert A., +, T-SEM Feb 92 70-73*
- Ultraviolet radiation effects; cf. Integrated circuit fabrication**
- User interfaces; cf. Computer interfaces**

V

- Very-large-scale integration; cf. Integrated circuit...; Wafer-scale integration**
- Visual system (non-biological); cf. Inspection, visual**
- VLSI; cf. Manufacturing automation**

W

- Wafer-scale integration**
- statistical bin limits approach to wafer disposition in VLSI fabrication. *Illyes, Steve, +, T-SEM Feb 92 59-61*
- yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, +, T-SEM Aug 92 196-206*
- Water**
- advanced ultrapure water systems with low dissolved oxygen for native-oxide-free wafer processing. *Yagi, Yasuyuki, +, T-SEM May 92 121-127*
- effect of UV-system interactions and UV-filter sequencing on removal of total oxidizable carbon from deionized water polishing loops. *Governal, Robert A., +, T-SEM Feb 92 70-73*

Y**Yield optimization**

- application of statistical analysis to determine priority for improving LSI technology. *Saito, Kazuyuki, +, T-SEM Feb 92 47-54*
- automated electrical defect identification and location method for CMOS processes using specially designed test chip. *Comeau, Alain R., +, T-SEM Aug 92 207-213*
- effect of defect mechanisms on fault clustering and its detection using yield model parameters. *Collica, Randall S., T-SEM Aug 92 189-195*
- prediction of product yield distributions of CMOS circuits measured from electrical parameter distributions of wafers. *Mizrukhin, Leonid, +, T-SEM May 92 88-93*
- relationship between yield and cycle time in semiconductor wafer fabrication. *Wein, Lawrence M., T-SEM May 92 156-158*
- using test site for rapid introduction of 32-kb bipolar RAM. *Magdo, Steven, +, T-SEM Feb 92 62-67*
- using yield models to accelerate learning curve progress. *Dance, Daren, +, T-SEM Feb 92 41-46*
- yield model based on use of generalized double Poisson distribution for defect clusters on large chips. *Tyagi, Aakash, +, T-SEM Aug 92 196-206*
- Yield prediction; cf. Yield optimization**

IEEE conference proceedings take you to the frontier in electronics and computing... ...and our Prepaid Order Plan gets you there at a savings of about \$5,000!

The 1992 IEEE Prepaid Order Plan (POP)

If your library needs leading edge information in computing and electronics first, fast, and at a reasonable price, consider IEEE conference proceedings. Plus, with our Prepaid Order Plan, your library can get these important proceedings --and save about \$5,000!

Our Prepaid Order Plan brings you these major benefits:

■ Save about \$5,000

Pay only \$8,995 for the 1992 Plan -- that's about \$5,000 off the combined proceedings prices!

■ Free 1992 Index

You'll get the new 1992 two-volume *Index to IEEE Publications* -- a value of about \$350 -- free

■ Get key work first

IEEE conference proceedings publish innovative research first -- before journals, magazines, books, on-line services, CD-ROM or any other media

■ Now with ISBNs

IEEE conference proceedings now carry ISBNs, making them easier for librarians to work with.



To order, or for a free brochure,
call IEEE Customer Service at
1-800-678-IEEE and ask for
Rene Owens. Ask about
our Open Order Plan and
Suboption Plan too.



Content

IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING is published quarterly with the first issue in February. Contributed papers may be of a tutorial or research nature, but the latter must be original and must not duplicate descriptions or derivations available elsewhere.

This TRANSACTIONS aims to address the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI), but also thin-film heads for magnetic recording, integrated optical components, and other similar products. Manufacturing these products typically requires precision micropatterning, precision control of materials properties, ultra-clean work environments, and complex interactions of chemical, physical, electrical, and mechanical processes. An integrated application of interdisciplinary skills is essential for success.

Particularly sought for these TRANSACTIONS are original papers describing practical engineering techniques for solving problems involving interactions among facility, equipment, process, product, and people issues in the context of manufacturing. The TRANSACTIONS' spectrum of coverage will range from fundamental to applied. Whenever possible papers should include appropriate results from manufacturing experience.

Submission of a manuscript manifests the fact that it has been neither copyrighted, published, nor submitted or accepted for publication elsewhere, unless otherwise so stated by the author.

Length

Authors should document their work in relation to the open literature. The following limits on length will be enforced.

- 1) Regular papers, 7 to 20 double-spaced pages in length, plus up to 10 pages, 8½" by 11" of figures.
- 2) Correspondence items of less than 6 double-spaced pages, plus not more than 3 pages of figures.

Style for Manuscripts

1) The manuscript should be printed using double space; use one side of the sheet only. Office-duplicated copies are acceptable.

2) Provide a carefully worded abstract of from 100 to 200 words for papers and less than 50 words for correspondence. Name, address, and telephone number of author(s) should appear with abstract.

3) A pamphlet, "Information for IEEE Transactions and Journal Authors," is available on request from the IEEE Publications Department, 345 East 47 Street, New York, NY 10017.

4) References may appear as numbered footnotes or in a separate bibliography at the end of the paper. In either case, references should be complete and in IEEE style.

Style for papers: Author (with initials first), title, journal title, volume number, inclusive page numbers, month, year.

Style for books: Author, title, location publisher, year, page or chapter number (if desired). See this issue for further examples.

5) Figure captions should be on a separate sheet in proper style for typesetting. See this issue for examples.

6) Departures from the above style may delay publication.

Style for Illustrations

1) Originals of drawings and glossy print photographs should be sharp and of good contrast. Line drawings should be in high contrast black ink on a white background. Use 8½" × 11" size sheets to simplify handling of the manuscript. Template lettering is recommended; typing on figures is not acceptable. Lettering must be large enough to permit legible reduction of the figure to column width, perhaps as much as 4:1.

2) Identify each illustration on the back or at the bottom of the front with the figure number and name of author(s). *Captions lettered on figures will be blocked out in reproduction in favor of typeset captions.*

Review Process

The review process usually requires about two months. The author is then notified of the decision of the Editor or Associate Editor based on reviewer recommendations. The authors may be asked to modify the manuscript if it is not accepted or rejected in its original form. The elapsed time between final acceptance of a manuscript and publication is usually four to eight months.

Submissions

Send the original and three copies of your manuscript to the Editor. Each copy should be complete with illustrations and should be accompanied by a separate sheet containing the address to which galley proofs and other correspondence can be sent. Also enclose original illustrations or be prepared to submit these immediately upon acceptance of your manuscript. Authors will be charged for changes in text or figures in proof. In the case of regular papers, also be prepared to provide a brief technical biography and photograph of each author.

Electronic Publishing: This form of manuscript handling is available as an option for the accepted letter. At the time of initial submission, the author is requested to submit only the hard copies. Upon *final* acceptance of the manuscript, the author is encouraged to submit the final version of his manuscript in electronic form on a floppy disk prepared with an acceptable word processor together with an *identical paper copy*. Figures, photos, etc., must be submitted in a camera ready form but not in an electronic form.

Page Charges: After manuscript has been accepted for publication, the author's company or institution will be requested to pay a charge of \$110.00 per printed page to cover part of the cost of publication. Page charges for this IEEE TRANSACTIONS, like those for journals of other professional societies, are not obligatory nor is their payment a prerequisite for publication. The author will receive 100 free reprints without covers if the charge is honored. Detailed instructions will accompany the galley proof.

Copyright: It is the policy of the IEEE to own the copyright to the technical contributions it publishes on behalf of the interests of the IEEE, its authors, and their employers, and to facilitate the appropriate reuse of this material by others. To comply with the U.S. Copyright Law, authors are required to sign an IEEE copyright transfer form before publication. This form, a copy of which appears in the February 1992 issue of this TRANSACTIONS, returns to authors and their employers full rights to reuse their material for their own purposes. Authors must submit a signed copy of this form with their manuscripts.

